The Dynamically-scheduled Reduced Instruction Set Computer (DRISC) architecture, advanced on the eve of multi-core processors, has been used to explore how Instruction-Level Parallelism (ILP) can be traded off against how multithreading could be provisioned with simpler circuits to break the roof imposed by hardware complexity and power dissipation. Qiang Yang builds on the current research into DRISC by investigating system performance and by broadening the application of this processor design.
Q. Yang, On the Exploration of the DRISC Architecture.
Prof. C.R. Jesshope
This event is open to the public.